Abstract: Lock-in range is one of the key parameters which govern the dynamic performance of a phaselocked loop (PLL). For low-order PLLs, coarse formulas can be derived under certain assumptions and approximation for designing loop filters to achieve the performance requirement. However, it is difficult, if not impossible, to establish such relations for high-order PLLs. In this paper, we propose a new loop filter design which, in addition to satisfying the prescribed lock-in range specification, achieves several other performance requirements as well, such as small noise bandwidth and good transient response (small settling time, small overshoot). The proposed method is applicable to PLLs of any order.
INTRODUCTION
Over the last few decades, the PLL principle (Best, 2003; Gardner, 2005) has been proved to be very useful in a wide spread of engineering applications, such as carrier phase tracking, timing recovery, and servo control, etc (Hsieh and Huang, 1996) . In order to cope with the increasingly tough performance requirements, high-order PLLs are desirable. Yet, the analysis and design of high-order PLLs are difficult (Carlosena and Manuel-Lazaro, 2007) and insufficient. For example, it is required that the loop filter of a PLL, in addition to stabilizing the loop, is low-pass so as to eliminate the high-frequency terms from the detector output. The importance of this requirement involves validity of the results derived based on linear models of the PLLs. However, current theory focuses only on lower-order PLLs; hence there lacks a useful method for the design of higher-order low-pass loop filters that guarantee loop stability as well as the other performances. On the other hand, lock-in range is one of the key parameters which govern the dynamic performance of a PLL. From the control's point of view, this particular range is closely related to the domain-of-attraction of a PLL. It can be evaluated through the nonlinear equation
where is loop gain (Best, 2003) . For the lower-order loop filters, the lock-in range could be derived, based on certain assumptions and approximation, in terms of the loop gain and the coefficients of the filter. However, to the best knowledge of the authors, there lacks such results for higher-order loop filters.
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Motivated by the problems pointed out earlier, we propose a new loop filter design (applicable to any order) to deal with several performance requirements, such as noise bandwidth, transient response, and lock-in range. Trade-off among the conflict design objectives will be made via convex optimization over linear matrix inequalities (LMIs) (Boyd et al., 1994; Scherer et al., 1997; Gahinet et al., 1995) in conjunction with appropriate adjustment of certain design parameters. The paper is organized as follows. In Section 2, the preliminaries and problem statement are given. In Section 3, the design of PI form loop filters is presented. Section 4 shows the simulation results. Finally, Section 5 gives the conclusion.
The definition of the 2 H norm ( 2 • ) of a real-rational stable transfer function can be found in (Boyd et al., 1994) . The symbol ℜ denotes the set of all real numbers. Throughout this paper, a signal in time domain and frequency domain are denoted by lower case and upper case, respectively. The PLL model used here is depicted in Fig. 1 (Best, 2003; Gardner, 2005) , which consists of a phase detector, low-pass loop filter ( ) F s , and voltage controlled oscillator (VCO). The inputs to the phase detector are the two signals: the sum of the carrier and noise that is stationary, Gaussian, bandpass and zero mean (Gardner, 2005) The phase detector produces, assuming the high frequency term is eliminated by the low-pass filter, the output signal
PRELIMINARIES AND PROBLEM STATEMENT

Basic Model of PLL
where represents the net effect caused by the noise . For small phase errors and small input phase disturbance , the PLL can be further approximated by the linear model as depicted in Fig 2 ( Gardner, 2005) . For (ii) and low-pass property requirement, PI form filters are considered. For (iii), placing the dominant poles in the conic sector region (see Fig. 3 (a)) with smaller θ results in smaller percent overshoot. Similarly, placing the dominant poles in the semi-infinite vertical strip (see Fig. 3 (b)) with larger results in smaller settling time. Concerning (v), the lock-in range can be evaluated by solving the following nonlinear equation
where Fig. 4 gives a geometry interpretation of the solution to (1); that is, the intersection of the curve ( ) K F jω and the straight line with unit slope. Obviously, filter 3 F has the largest lock-in range 3 ω among the three.
This motivates us that, intuitively, one may choose a loop filter which has large dc gain and large first corner frequency for getting a large lock-in range.
Geometry interpretation of the lock-in range
PI FORM LOOP FILTER DESIGN
In this section, a new method is proposed to design PI form loop filter for PLLs. First, we utilize the method presented in (Souza and Shaked, 1998; Chou et al., 2006) to transform the problem of designing a class of PI form filters into a static state feedback synthesis problem. Next, LMI constraint for guaranteed lock-in range is derived. Finally, a multi-objective state feedback synthesis technique is employed to find a loop filter that satisfies the design objectives mentioned in Section 2.2. 
Problem Reformulation
In view of Fig. 5 , the signal can be described by
Define state vector ( ) s ξ as follows:
[ ]
With the notation defined above it is easy to check that the dynamic filter of the prescribed form (2) is converted into a static state feedback in the new coordinate, i.e., ˆ( ) 
The resulting closed-loop system from w to is as follows. z
H minimization from to (i.e., the noise bandwidth minimization problem), the closed-loop system matrix is given by n w z
The LMI Formulation of Lock-in Range Performance
In this subsection, we derive a LMI condition under which the desirable lock-in range g ω is guaranteed. Since the bode plot of any PI form filter starts from infinity at zero frequency and eventually decreases to a constant as the frequency goes to infinity, in view of Fig. 4 , to have a larger lock-in range, the problem can be reformulated as finding a PI form filter ( ) 
The matrices ( )
, possess certain properties in common as will be formally stated in the following lemma. , satisfying the following LMIs:
.
Remark 2: While c F can be interpreted as the center of an ellipsoid, the lengths of the axes of the ellipsoid are related to M . The smaller M is, the larger the set Ω . Hence 1 2 , ε ε are usually chosen as small positive values so as to increase the chance of finding a solution.
LMI Design of the Loop Filter
In this subsection, we incorporate some other performances into consideration. Specifically, the problem is to design a PI form loop filter so that the closed-loop is stable with good transient response and guaranteed lock-in range. In addition, the noise bandwidth is as small as possible. In an attempt to solve the problem we consider to formulate it as the following optimization problem: 
where the notation ( Fig. 3 ),
Suppose further that there exists no solution to (1) for the frequency range (0, ) g ω , then the lock-in range L ω of the resulting PLL is greater than g ω .
Proof:
The results follow from standard multi-objective state feedback synthesis technique in (Boyd et al., 1994) . ▉ 
A conceptual algorithm based on iteratively carrying out the optimization problem (9) is presented as follows.
Algorithm 1: Given the loop gain K , the desired guaranteed lock-in range g ω , and the desired order of the loop filer.
m
Step 1: Select initial value for c F and compute i β
Step 2: Calculate i ε by (10) and determine matrix Λ .
Perform (9) without the regional pole placement constraints to obtain closed-loop poles (1) i λ and gain (1) s F .
Step 3 Step 4 
SIMULATION RESULTS
The parameters chosen for the PLL are showed in (Gardner, 2005) as shown in Fig. 7 , which can be approximated by that in Fig. 2 , is used. Fig. 9 show the VCO input responses of the resulting PLLs when the instantaneous rad/s frequency step (out of the lock-in range) is encountered. Pull-out phenomenon occurs for both PLLs. As expected, the loop can get locked again as long as it is within the lock-in range. It is observed that the PLLs with the first-order PI loop filters exhibit shorter pull-in time than that with the second-order PI filter, but they almost get locked simultaneously (about 4 ms). 
CONCLUSIONS
We have presented a new loop filter design for PLLs with particular emphasis on guaranteed lock-in range. Despite that there is no analytic formula for computing the lock-in range of high-order PLLs, a sufficient condition for finding a filter to meet this requirement is derived in terms of LMI constraint. In addition to satisfying the desired constraint, the proposed method considered to trade-off the other objectives such as small noise bandwidth and good transient response via multiobjective control techniques. In comparison with the existing results, the proposed method is simple and applicable to PLL of any order. Simulation results show that the resulting PLLs work very well without cycle slips when the frequency offset of the reference signal is within the lock-in range. 
